
###############################################################################
##
## (c) Copyright 2009-2011 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
## 
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.

  window new WaveWindow  -name  "Waves for Virtex-6 GTX Wizard Example Design"
  waveform  using  "Waves for Virtex-6 GTX Wizard Example Design"
  
  waveform  add  -label FRAME_CHECK_MODULE -comment gtx0_frame_check
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:gtx0_frame_check:begin_r
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:gtx0_frame_check:track_data_r
  waveform  add  -siganls  :v6_gtx_dual_sfp_112_top_i:gtx0_frame_check:data_error_detected_r
  wavefrom  add  -siganls  :v6_gtx_dual_sfp_112_top_i:gtx0_frame_check:start_of_packet_detected_r
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:gtx0_frame_check:RX_DATA
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:gtx0_frame_check:ERROR_COUNT
  waveform  add  -label FRAME_CHECK_MODULE -comment gtx1_frame_check
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:gtx1_frame_check:begin_r
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:gtx1_frame_check:track_data_r
  waveform  add  -siganls  :v6_gtx_dual_sfp_112_top_i:gtx1_frame_check:data_error_detected_r
  wavefrom  add  -siganls  :v6_gtx_dual_sfp_112_top_i:gtx1_frame_check:start_of_packet_detected_r
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:gtx1_frame_check:RX_DATA
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:gtx1_frame_check:ERROR_COUNT
  waveform  add  -label GTX0_V6_GTX_DUAL_SFP_112 -comment GTX0_V6_GTX_DUAL_SFP_112
  waveform  add  -label Loopback_and_Powerdown_Ports  -comment  Loopback_and_Powerdown_Ports
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:LOOPBACK_IN
  waveform  add  -label Receive_Ports_-_8b10b_Decoder  -comment  Receive_Ports_-_8b10b_Decoder
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXCHARISK_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXDISPERR_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXNOTINTABLE_OUT
  waveform  add  -label Receive_Ports_-_Clock_Correction_Ports  -comment  Receive_Ports_-_Clock_Correction_Ports
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXCLKCORCNT_OUT
  waveform  add  -label Receive_Ports_-_Comma_Detection_and_Alignment  -comment  Receive_Ports_-_Comma_Detection_and_Alignment
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXCOMMADET_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXENMCOMMAALIGN_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXENPCOMMAALIGN_IN
  waveform  add  -label Receive_Ports_-_RX_Data_Path_interface  -comment  Receive_Ports_-_RX_Data_Path_interface
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXDATA_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXRESET_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXUSRCLK_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXUSRCLK2_IN
  waveform  add  -label Receive_Ports_-_RX_Driver,OOB_signalling,Coupling_and_Eq.,CDR  -comment  Receive_Ports_-_RX_Driver,OOB_signalling,Coupling_and_Eq.,CDR
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXEQMIX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXN_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXP_IN
  waveform  add  -label Receive_Ports_-_RX_PLL_Ports  -comment  Receive_Ports_-_RX_PLL_Ports
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:GREFCLKRX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:GTXRXRESET_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:MGTREFCLKRX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:NORTHREFCLKRX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:PERFCLKRX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:PLLRXRESET_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXPLLLKDET_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXPLLREFSELDY_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXRESETDONE_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:SOUTHREFCLKRX_IN
  waveform  add  -label Receive_Ports_-_RX_Polarity_Control_Ports  -comment  Receive_Ports_-_RX_Polarity_Control_Ports
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:RXPOLARITY_IN
  waveform  add  -label Transmit_Ports_-_8b10b_Encoder_Control_Ports  -comment  Transmit_Ports_-_8b10b_Encoder_Control_Ports
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:TXCHARISK_IN
  waveform  add  -label Transmit_Ports_-_TX_Data_Path_interface  -comment  Transmit_Ports_-_TX_Data_Path_interface
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:TXDATA_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:TXOUTCLK_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:TXRESET_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:TXUSRCLK_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:TXUSRCLK2_IN
  waveform  add  -label Transmit_Ports_-_TX_Driver_and_OOB_signaling  -comment  Transmit_Ports_-_TX_Driver_and_OOB_signaling
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:TXDIFFCTRL_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:TXN_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:TXP_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:TXPOSTEMPHASIS_IN
  waveform  add  -label Transmit_Ports_-_TX_Driver_and_OOB_signalling  -comment  Transmit_Ports_-_TX_Driver_and_OOB_signalling
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:TXPREEMPHASIS_IN
  waveform  add  -label Transmit_Ports_-_TX_PLL_Ports  -comment  Transmit_Ports_-_TX_PLL_Ports
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:GREFCLKTX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:GTXTXRESET_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:NORTHREFCLKTX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:PERFCLKTX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:SOUTHREFCLKTX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:TXPLLREFSELDY_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:TXRESETDONE_OUT
  waveform  add  -label Transmit_Ports_-_TX_Polarity_Control  -comment  Transmit_Ports_-_TX_Polarity_Control
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx0_v6_gtx_dual_sfp_112_i:TXPOLARITY_IN

  waveform  add  -label GTX1_V6_GTX_DUAL_SFP_112 -comment GTX1_V6_GTX_DUAL_SFP_112
  waveform  add  -label Loopback_and_Powerdown_Ports  -comment  Loopback_and_Powerdown_Ports
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:LOOPBACK_IN
  waveform  add  -label Receive_Ports_-_8b10b_Decoder  -comment  Receive_Ports_-_8b10b_Decoder
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXCHARISK_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXDISPERR_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXNOTINTABLE_OUT
  waveform  add  -label Receive_Ports_-_Clock_Correction_Ports  -comment  Receive_Ports_-_Clock_Correction_Ports
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXCLKCORCNT_OUT
  waveform  add  -label Receive_Ports_-_Comma_Detection_and_Alignment  -comment  Receive_Ports_-_Comma_Detection_and_Alignment
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXCOMMADET_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXENMCOMMAALIGN_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXENPCOMMAALIGN_IN
  waveform  add  -label Receive_Ports_-_RX_Data_Path_interface  -comment  Receive_Ports_-_RX_Data_Path_interface
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXDATA_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXRESET_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXUSRCLK_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXUSRCLK2_IN
  waveform  add  -label Receive_Ports_-_RX_Driver,OOB_signalling,Coupling_and_Eq.,CDR  -comment  Receive_Ports_-_RX_Driver,OOB_signalling,Coupling_and_Eq.,CDR
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXEQMIX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXN_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXP_IN
  waveform  add  -label Receive_Ports_-_RX_PLL_Ports  -comment  Receive_Ports_-_RX_PLL_Ports
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:GREFCLKRX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:GTXRXRESET_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:MGTREFCLKRX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:NORTHREFCLKRX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:PERFCLKRX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:PLLRXRESET_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXPLLLKDET_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXPLLREFSELDY_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXRESETDONE_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:SOUTHREFCLKRX_IN
  waveform  add  -label Receive_Ports_-_RX_Polarity_Control_Ports  -comment  Receive_Ports_-_RX_Polarity_Control_Ports
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:RXPOLARITY_IN
  waveform  add  -label Transmit_Ports_-_8b10b_Encoder_Control_Ports  -comment  Transmit_Ports_-_8b10b_Encoder_Control_Ports
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:TXCHARISK_IN
  waveform  add  -label Transmit_Ports_-_TX_Data_Path_interface  -comment  Transmit_Ports_-_TX_Data_Path_interface
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:TXDATA_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:TXOUTCLK_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:TXRESET_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:TXUSRCLK_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:TXUSRCLK2_IN
  waveform  add  -label Transmit_Ports_-_TX_Driver_and_OOB_signaling  -comment  Transmit_Ports_-_TX_Driver_and_OOB_signaling
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:TXDIFFCTRL_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:TXN_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:TXP_OUT
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:TXPOSTEMPHASIS_IN
  waveform  add  -label Transmit_Ports_-_TX_Driver_and_OOB_signalling  -comment  Transmit_Ports_-_TX_Driver_and_OOB_signalling
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:TXPREEMPHASIS_IN
  waveform  add  -label Transmit_Ports_-_TX_PLL_Ports  -comment  Transmit_Ports_-_TX_PLL_Ports
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:GREFCLKTX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:GTXTXRESET_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:NORTHREFCLKTX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:PERFCLKTX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:SOUTHREFCLKTX_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:TXPLLREFSELDY_IN
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:TXRESETDONE_OUT
  waveform  add  -label Transmit_Ports_-_TX_Polarity_Control  -comment  Transmit_Ports_-_TX_Polarity_Control
  waveform  add  -signals  :v6_gtx_dual_sfp_112_top_i:v6_gtx_dual_sfp_112_i:gtx1_v6_gtx_dual_sfp_112_i:TXPOLARITY_IN

  console submit -using simulator -wait no "run 57 us"

