SIS1100-e2 PCI Express optical link board

vertical bar

The SIS1100-e2 is the follow up card to our SIS1100-eCMC board (without CMC carrier functionality). It was developed to extend the lify cycle of our PCIe to VME interface. For software/driver compatibility reasons we still employ the PEX8311 PCI Express to local bus bridge chip.
The PCI Express Gen2 interface of the Artix-7 FPGA can be used directly (and the PEX8311 omitted) for custom applications.

SIS1100-e2 picture


  • Single lane PCIe card
  • Xilinx Artix-7 FPGA
  • PLXtech PEX8311 PCIe to local bus bridge
  • Option to use Artix-7 PCIe interface directly
  • SFF 1/2/4 GBit/s LC optical link
  • SFP option for 2nd link medium
  • In field JTAG and PCIe firmware upgrade capability
  • vertical bar

    SIS1100-e2 PEX8311 EEPROM File

    Prefetchable base address capability has to be enabled on the PEX8311 PCI Express to local bus bridge chip to perform 64-bit direct master or DMA transfers. This is of relevance on machines from 4 GB of memory on. The corresponding bits can be set through the configuration EEPROM of the PEX8311. Units with serial number 94 and higher are shipped with this configuration. The EEPROM can be regrogrammed with the PLX Technology SDK. The V2 EEPROM file can be found here.

    An archive with upgrade instructions and software is available here.

    vertical bar